Laurel Electronics Co., Ltd.

LCD Module Specification

Model No.: LG128643-LMDWH6V-ZWH3

Table of Contents

1. BASIC SPECIFICATIONS ······	·· 2
2. ABSOLUTE MAXIMUM RATINGS	·· 3
3. ELECTRICAL CHARACTERISTICS	•• 4
4. OPERATING PRINCIPLES & METHODS	• 7
5. DISPLAY CONTROL INSTRUCTIONS	· 10
6. DISPLAY DATA RAM ADDRESS MAP	13
7. CONNECTION WITH 8051 FAMILY MPU	14
8. ELECTRO-OPTICAL CHARACTERISTICS	15
9. DIMENSIONAL OUTLINE ······	· 16
10. LCD MODULE NUMBERING SYSTEM ······	· 17
11. PRECAUTIONS FOR USE OF LCD MODULE	18


RECORD OF REVISION

Rev.	Date	Page	Item	Description
0.1	2022/04/15	-	-	New release

1.1 Features

Item	Specifications	Unit
Display Format	128 x 64	dot
LCD Type	FSTN - Blue - Negative - Transmissive Pure white characters on blue background	-
Driving Method	1/64 Duty, 1/9 Bias	-
Viewing Direction	6	o'clock
Backlight & Color	LED, white color	-
Outline Dimension (WxHxT)	93.0 x 70.0 x 13.5	mm
Viewing Area (WxH)	72.0 x 39.0	mm
Active Area (WxH)	66.52 x 33.24	mm
Dot Pitch (WxH)	0.52 x 0.52	mm
Dot Size (WxH)	0.48 x 0.48	mm
Weight	75	g
Controller	AiP31108E	-
Interface	8-bit parallel (6800 series MPU)	-
Power Supply (VDD)	5.0 (Built-in voltage converter for LCD driving)	V

1.2 Block Diagram



1.3 Terminal Functions

Pin No.	Symbol	Level	Function
1	Vss	0V	Ground
2	Vdd	5V	Power supply for logic
3	Vo	-	Operating voltage for LCD (contrast adjusting) Refer to section 3.5
4	RS	H/L	Data or instruction selection H: Display data L: Instruction code
5	R/W	H/L	Read or write selection H: Read operation L: Write operation
6	Е	H, H→L	Enable signal. In read mode (R/W="H"), data appears at DB0 to DB7 while E is "H". In write mode (R/W="L"), data of DB0 to DB7 is latched at the falling edge of E.
7	DB0	H/L	
8	DB1	H/L	
9	DB2	H/L	
10	DB3	H/L	Data bus
11	DB4	H/L	
12	DB5	H/L	
13	DB6	H/L	
14	DB7	H/L	
15	CS1	Н	Chip selection for IC1 (left half panel). Active "H".
16	CS2	Н	Chip selection for IC2 (right half panel). Active "H".
17	/RST	L	Reset signal. Active "L".
18	Vout	-10V	Output voltage for LCD driving
19	LEDA	5V	Power supply for LED backlight
20	LEDK	0V	Refer to section 3.3 to 3.4

2. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit					
Supply Voltage (Logic)	VDD - VSS	-0.3	6.0	V					
Supply Voltage (LCD)	Vdd - Vo	-0.3	19.0	V					
Input Voltage	VI	-0.3	VDD+0.3	V					
Operating Temperature	Topr	-20	70	°C					
Storage Temperature	Tstg	-30	80	°C					

Cautions: Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

3. ELECTRICAL CHARACTERISTICS

3.1 DC Characteristics (Ta=25°C)


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (Logic)	VDD		4.5	5.0	5.5	V
Supply Voltage (LCD Drive)	VDD - VO		-	11.7	-	V
Input High Voltage	VIH1		0.7VDD	-	VDD	V
Input High Voltage	VIH2		2.0	-	Vdd	V
	VIL1		0	-	0.3Vdd	V
Input Low Voltage	VIL2		0	-	0.8	V
Output High Voltage	Vон	IOH=-0.2mA	2.4	-	VDD	V
Output Low Voltage	VOL	IOL=1.6mA	0	-	0.4	V
Supply Current (Logic)	IDD	VDD=5.0V	-	6.0	8.0	mA

1. VIH1, VIL1: /RST


2. VIH2, VIL2: CS1, CS2, E, R/W, RS, DB0 - DB7

3.2 Interface Timing Chart (VDD=5.0V±10%, Ta=25°C)

Characteristic	Symbol	Min.	Тур.	Max.	Unit
E Cycle	tc	1000	-	-	ns
E High Level Width	twн	450	-	-	ns
E Low Level Width	tw∟	450	-	-	ns
E Rise Time	t R	-	-	25	ns
E Fall Time	t⊧	-	-	25	ns
Address Set-Up Time	t asu	140	-	-	ns
Address Hold Time	tан	10	-	-	ns
Data Set-Up Time	t DSU	200	-	-	ns
Data Delay Time	t⊳	-	-	320	ns
Data Hold Time(Write)	t dhw	10	-	-	ns
Data Hold Time(Read)	t dhr	20	-	-	ns



MPU Write Timing




MPU Read Timing

- 5 -

3.3 LED Backlight Characteristics (Ta=25°C)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	
Forward Voltage	Vf		2.9	3.1	3.3	V	
Forward Current	lf	Vf = 3.1V	-	45	-	mA	
Color	White						


3.4 Power Supply for LED Backlight



RL (internal) and RE (external) are the current limiting resistors for LED backlight

VLED	Jumper Status	Jumper Status RE Values			
5V	J1 open	0Ω	Default		
Higher than 5V	J1 open	(VLED – 5.0V)/45mA			
Lower than 5V	J1 close	(VLED – 3.1V)/45mA			

3.5 Power Supply for Logic and LCD Driving



VO is LCD driving voltage (contrast adjusting). Adjust VDD-VO to around 11.7V for the best contrast.

4. OPERATING PRINCIPLES & METHODS

4.1 I/O Buffer

Input buffer controls the status between the enable and display of chip. Unless the IC (selected by CS1 or CS2) is in active mode, input or output of data and instruction does not execute. Therefore internal state is maintained. But /RST can operate regardless the level of CS1 or CS2.

4.2 Register

Both input register and output register are provided to interface to MPU of which the speed is different from that of internal operation. The selections of these registers depend on the combination of R/W and RS signals.

RS	R/W	Function					
	Instruction						
L	Н	Status read (busy check)					
	L	Data write (from input register to display data RAM)					
H	Н	Data read (from display data RAM to output register)					


4.2.1 Input Register

Input register stores the data temporarily before writing it into display data RAM. When the IC is in active mode, R/W and RS select the input register. The data from MPU is written into input register, then into display data RAM. Data is latched at falling edge of the E signal and then written into the display data RAM automatically by internal operation.

4.2.2 Output Register

Output register stores the data temporarily which is read from display data RAM when the IC is in active mode and R/W and RS=H, stored data in display data RAM is latched in output register. When the IC is in active mode and R/W=H, RS=L, status data (busy check) can be read out.

To read the contents of display data RAM, twice access of read instruction is needed. In first access, data in display data RAM is latched into output register. In second access, MPU can read data that is latched in output register. That is, to read the data in display data RAM, it needs dummy read. But status read does not need dummy read. The following shows the MPU read timing.



MPU Read Timing

4.3 Reset


The system can be initialized by setting /RST terminal at low level when turning power on. When /RST becomes low, following procedure is occurred.

1. Display off

2. Display start line register is set by 0. (Z address 0)

While /RST is low level, no instruction except status read can be accepted. Reset status appears at DB4 of status byte, after DB4 becomes "L", any instruction can be accepted. The conditions of power supply at initial power up are shown below.

ltem	Symbol	Min.	Тур.	Max.	Unit
Reset time	t RS	1.0	-	-	μs
Rise time	t R	-	-	200	ns



4.4 Busy Flag

Busy flag indicates the system is now internally operating or not. When busy flag is "H", the system is in internal operation. When busy flag is "L", the system can accept data or instruction. Busy flag is read out on DB7 by the Status Read instruction.

4.5 Display On/Off Flip-Flop

The display on/off flip-flop makes on/off the liquid crystal display. When flip-flop is reset (logical low), selective voltage or non selective voltage appears on segment output terminals. When flip-flop is set (logical high), non selective voltage appears on segment output terminals regardless of display RAM data.

The display on/off flip-flop can change status by instruction. The display data at all segments disappear while /RST is low. The status of the flip-flop is output on DB5 by Status Read instruction.

4.6 X Page Register

X page register designates page of the internal display data RAM. Count function is not available. The address is set by instruction.

4.7 Y Address Counter

Y address counter designates address of the internal display data RAM. The address is set by instruction and is increased by 1 automatically by read or write operations of display data.

4.8 Display Data RAM

Display data RAM stores a display data for liquid crystal display. 1 bit data of this RAM corresponds to light ON (data=1) or light OFF (data=0) of 1 dot on the display panel.

4.9 Display Start Line Register

The register specifies a line in display data RAM that corresponds to the top line of LCD panel, when displaying contents in display data RAM on the LCD panel. Bit data (DB<0:5>) of the display start line information is written into this register by display start line set instruction. It is used for scrolling of the liquid crystal display screen.

5. DISPLAY CONTROL INSTRUCTIONS

The display control instructions control the internal state of the AiP31108E. Instruction is received from MPU to AiP31108E for the display control. The following table shows various instructions.

Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Display	0	0	0	0	1	1	1	1	1	0/1	Control the display on or off.
ON/OFF											Internal status and display RAM data are
											not affected.
Set Address	0	0	0	1		Y	addre	ss (0-6	63)		Set the Y address at the Y address
(Y address)											counter.
Set Page	0	0	1	0	1	1	1		Page		Set the X address at the X address
(X address)									(0-7)		register.
Display Start	0	0	1	1		Displa	ay stai	t line	(0-63)		Indicate the display data RAM displayed
Line											at the top of the screen.
(Z address)										1	
Status Read	0	1	В	0	0	R	0	0	0	0	Read status.
			U		Ν	Е					BUSY 0: Ready
			S		1	S					1: In internal operation
			Y		0	Е					ON/OFF 0: Display ON
					F	Т					1: Display OFF
					F						RESET 0: Normal
											1: Reset
Write Display	1	0			Display Data						Write data (DB0-DB7) into display data
Data											RAM. After writing instruction, Y address
											is increased by 1 automatically.
Read Display	1	1				Displa	y Data	9			Read data (DB0-DB7) from display data
Data											RAM to the data bus.

5.1 Display On/Off

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	1	1	D

The display data appears when D is 1 and disappears when D is 0.

Though the data is not on the screen with D=0, it remains in the display data RAM. Therefore, you can make it appear by changing D=0 into D=1.

5.2 Set Address (Y Address)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Y address (AC0-AC5) of the display data RAM is set in the Y address counter. The address is set by instruction and increased by 1 automatically by read or write operations of display data.

5.3 Set Page (X Address)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	1	1	AC2	AC1	AC0

X address (AC0-AC2) of the display data RAM is set in the X address register. Writing or reading to or from MPU is executed in this specified page until the next page is set.

5.4 Display Start Line (Z Address)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	AC5	AC4	AC3	AC2	AC1	AC0

Z address (AC0-AC5) of the display data RAM is set in the display start line register and displayed at the top of the screen.

5.5 Status Read

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BUSY	0	ON/OFF	RESET	0	0	0	0

• BUSY

When BUSY is 1, the chip is executing internal operation and no instructions are accepted.

When BUSY is 0, the chip is ready to accept any instructions.

• ON/OFF

When ON/OFF is 1, the display is off.

When ON/OFF is 0, the display is on.

• RESET

When RESET is 1, the system is being initialized.

In this condition, no instructions except status read can be accepted.

When RESET is 0, initializing has finished and the system is in the normal operation condition.

5.6 Write Display Data

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write data (D0-D7) into the display data RAM.

After writing instruction, Y address is increased by 1 automatically.

5.7 Read Display Data

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read data (D0-D7) from the display data RAM.


After reading instruction, Y address is increased by 1 automatically.

One time of dummy read must be required after column address setting.


6. DISPLAY DATA RAM ADDRESS MAP

Page (X) Address	Display Data				931108 =H, CS	E (IC1) S2=L))			:	2nd Ail (CS1	P31108 =L, CS	BE (IC2) 2=H))		Line (Z) Address	Common
	D0															0	COM1
	D1															1	COM2
	D2															2	COM3
0	D3															3	COM4
0	D4															4	COM5
	D5															5	COM6
	D6															6	COM7
	D7															7	COM8
	D0															8	COM9
	D1															9	COM10
	D2															10	COM11
	D3															10	COM12
1	D0															12	COM12
	D4 D5															13	COM14
	D5															13	COM14 COM15
	D0															14	COM15 COM16
																15	COM18 COM17
	D0															-	
	D1															17	COM18
	D2															18	COM19
2	D3															19	COM20
-	D4															20	COM21
	D5															21	COM22
	D6															22	COM23
	D7															23	COM24
	D0															24	COM25
	D1															25	COM26
	D2															26	COM27
_	D3															27	COM28
3	D4															28	COM29
	D4 D5															29	COM20
	D5						1		νД		ΞL					30	COM30 COM31
	D0						ノレ			INI		-				31	COM32
	D7 D0															32	COM32 COM33
	D0				10	\mathbf{O}	\mathbf{V}	C	Λ		$\neg T$	-0				33	COM33 COM34
						' N	X	n	4	Л	CC	5					
	D2					-0	/ \	U	•			\mathbf{U}				34	COM35
4	D3					1	1				1					35	COM36
	D4															36	COM37
	D5															37	COM38
	D6															38	COM39
	D7															39	COM40
	D0															40	COM41
	D1															41	COM42
	D2															42	COM43
F	D3															43	COM44
5	D4															44	COM45
	D5															45	COM46
	D6															46	COM47
	D7															47	COM48
	D0															48	COM49
	D1															49	COM50
																	COM51
	D2															50	COM51 COM52
6	D2 D3															50 51	COM52
6	D2 D3 D4															50 51 52	COM52 COM53
6	D2 D3 D4 D5															50 51 52 53	COM52 COM53 COM54
6	D2 D3 D4 D5 D6															50 51 52 53 54	COM52 COM53 COM54 COM55
6	D2 D3 D4 D5 D6 D7															50 51 52 53 54 55	COM52 COM53 COM54 COM55 COM56
6	D2 D3 D4 D5 D6 D7 D0															50 51 52 53 54 55 56	COM52 COM53 COM54 COM55 COM56 COM57
6	D2 D3 D4 D5 D6 D7 D0 D1															50 51 52 53 54 55 56 57	COM52 COM53 COM54 COM55 COM56 COM57 COM58
6	D2 D3 D4 D5 D6 D7 D0 D1 D2															50 51 52 53 54 55 56 57 58	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3															50 51 52 53 54 55 56 57 58 59	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60
6	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4															50 51 52 53 54 55 56 57 58 59 60	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM61
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5															50 51 52 53 54 55 56 57 58 59 60 61	COM52 COM53 COM54 COM55 COM55 COM57 COM58 COM59 COM60 COM61 COM62
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4															50 51 52 53 54 55 56 57 58 59 60	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM61
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5															50 51 52 53 54 55 56 57 58 59 60 61	COM52 COM53 COM54 COM55 COM55 COM57 COM58 COM59 COM60 COM61 COM62
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7															50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Column (Y)	0		2		61	62	63	0	1	2		61	62	63	50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7	0		2		61	62	63	0	1	2		61	62	63	50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Column (Y)	0														50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Column (Y) Address															50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Column (Y)															50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63
	D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Column (Y) Address	SEG1 0	SEG2 T	2 SEG3		61 8EG622	62 62 8993S	SEG64 89	SEG65 0	1 9993S	2 2 2		SEG126 9 9	SEG127 29	SEG128 29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	50 51 52 53 54 55 56 57 58 59 60 61 62	COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM60 COM61 COM62 COM63

7. CONNECTION WITH 8051 FAMILY MPU




a. Application Circuit 1




b. Application Circuit 2


ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
View Angle	Φ2 - Φ1	Cr≥2 , θ=0°	-	70	-	Deg	Note1, Note2
Contrast Ratio	Cr	Φ=0°,θ=0°	3	-	-	-	Note3
Decrease Time	tr (rise)	Φ=0° ,θ =0°	-	200	-	ms	Note4
Response Time	tf (fall)	Φ=0° ,θ =0°	-	250	-	ms	Note4




Note1: Definition of viewing angle ϕ , θ





Note2: Definition of viewing angle range $\phi 1, \phi 2$






Note3: Definition of contrast ratio (positive type)







10. LCD MODULE NUMBERING SYSTEM

(L 1)	G (2)	128 (3)	64 (4)	3 (5)	-	L (6)	M (7)	D (8)	W (9)	H (10)	6 (11)	V - (12)	ZWH3 (13)
(4)	Dr	and												
(1) (2)		and odule ty	(00											
(2)			aracter m	odulo										
			aphic mo											
(3)		splay fo	•	Juie										
(0)			ter modul	e : Nun	nber of	cha	racter	rs per	line, t	wo dia	its XX			
			module							-				
(4)		splay fo		-			- ,		0					
()			ter modul	e : Nun	nber of	line	s, one	e digit	Х					
			c module					Ū		gits XX	or XXX	(
(5)	De	velopn	nent num	ber : O	ne or tv	vo d	igits >	(or X	x	-				
(6)	LC	D mod	le											
	٦	r - TN I	Positive,	Gray			Ν	- TN I	Vegati	ive, Blu	le			
	S	3 - STN	I Positive	, Yellow	green		G	- STN	Posit	ive, Gı	ay			
	E	3 - STN	Negativ	e, Blue			F	- FST	N Pos	sitive, N	Vhite			
	ł	(- FST	N Negati	ive, Bla	ck		L	- FST	N Neg	gative,	Blue			
	C	2 - FFS	STN Nega	ative, Bl	ack									
(7)	Po	larizer	mode											
	F	R - Refl	ective	F - T	ransfle	ctive	Э	М -	Trans	missiv	е			
(8)	Ba	cklight	type											
	١	I - With	nout back	light	L - A	rray	LED	D	- Edge	e light	LED	E - EL	C - C	CFL
(9)		cklight												
			ow green		- Blue			White			Green			
		4 - Amt			- Red		М -	Multi	color	N - V	Vithout I	backligh	nt	
(10)	•		g tempera		•									
				peratu	re (0 to	+50) °C)	Η-	Exten	ded te	mperati	ure (-20	to +70 °C	C) or wider
(11)		•	lirection		• • •									
(10)		3 - 3:00		:00	9 - 9:0	0	U -	12:00						
(12)					0	4 .						- 1		
(4.0)			l - Withou	IC-D	C con	verte	er	v - Bl	int in L	DC-DC	conver	ler		
(13)		rsion co		0	trallar	<u>م</u> م		o	مامما					
	2		AiP3110		u Olleľ,	3.UN	um m	ountin	y noie	:5				

11. PRECAUTIONS FOR USE OF LCD MODULE

11.1 Handing Precautions

- 1) The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 2) If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth. If the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 3) Do not apply excessive force on the surface of display or the adjoining areas of LCD module since this may cause the color tone to vary.
- 4) The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 5) If the display surface of LCD module becomes contaminated, blow on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten cloth with one of the following solvents.
 - · Isopropyl alcohol
 - · Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer.

Especially, do not use the following:

- · Water
- · Ketone
- · Aromatic Solvents
- 6) When mounting the LCD module make sure that it is free of twisting, warping, and distortion. Distortion has great influence upon display quality. Also keep the stiffness enough regarding the outer case.
- 7) Be sure to avoid any solvent such as flux for soldering never stick to Heat-Seal. Such solvent on Heat-Seal may cause connection problem of heat-Seal and TAB.
- 8) Do not forcibly pull or bend the TAB I/O terminals.
- 9) Do not attempt to disassemble or process the LCD module.
- 10)NC terminal should be open. Do not connect anything.
- 11) If the logic circuit power is off, do not apply the input signals.
- 12) To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - \cdot Be sure to ground the body when handling the LCD module.
 - · Tools required for assembly, such as soldering irons, must be properly grounded.
 - To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.

11.2 Storage Precautions

 When storing the LCD module, avoid exposure to direct sunlight or to the light of fluorescent lamps and high temperature/high humidity. Whenever possible, the LCD module should be stored in the same conditions in which they were shipped from our company. 2) Exercise care to minimize corrosion of the electrodes. Corrosion of the electrodes is accelerated by water droplets or a current flow in a high humidity environment.

11.3 Design Precautions

- 1) The absolute maximum ratings represent the rated value beyond which LCD module can not exceed. When the LCD modules are used in excess of this rated value, their operating characteristics may be adversely affected.
- 2) To prevent the occurrence of erroneous operation caused by noise, attention must be paid to satisfy VIL, VIH specification values, including taking the precaution of using signal cables that are short.
- 3) The liquid crystal display exhibits temperature dependency characteristics. Since recognition of the display becomes difficult when the LCD is used outside its designated operating temperature range, be sure to use the LCD within this range. Also, keep in mind that the LCD driving voltage levels necessary for clear displays will vary according to temperature.
- 4) Sufficiently notice the mutual noise interference occurred by peripheral devices.
- 5) To cope with EMI, take measures basically on outputting side.
- 6) If DC is impressed on the liquid crystal display panel, display definition is rapidly deteriorated by the electrochemical reaction that occurs inside the liquid crystal display panel. To eliminate the opportunity of DC impressing, be sure to maintain the AC characteristics of the input signals sent to the LCD Module.

11.4 Others

1) Liquid crystals solidify under low temperatures (below the storage temperature range) leading to defective orientation or the generation of air bubbles (black or white).

Air bubbles may also be generated if the LCD module is subjected to a strong shock at a low temperature.

- 2) If the LCD modules have been operating for a long time showing the same display patterns, the display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. A normal operating status can be regained by suspending use for some time. It should be noted that this phenomenon does not adversely affect performance reliability.
- 3) To minimize the performance degradation of the LCD modules resulting from destruction caused by static electricity, etc., exercise care to avoid touching the following sections when handling the module:
 - · Terminal electrode sections.
 - · Part of pattern wiring on TAB, etc.