

Specification for Approval

PRODUCT NAME:	QG-2864GSYDG01
DEV.	A O 4

	CUSTOMER	
	APPROVED BY	
DATE:		



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2007. 12. 21	
X02	 Add the operating conditions for different luminance Add the panel electrical specifications Modify power off sequence Add the application circuit Modify tape 		Page 6, 7, 8, 16, 17 & 19
A01	 Transfer from X version Add the information of module weight Add the packing specification 	2008. 05. 12	Page 5 & 20
A02	■ Modify the packing specification	2008. 08. 01	Page 20
A03	■ Modify lifetime specifications	2009. 09. 16	Page 6
A04	■ Modify definition of panel thickness■ Modify seal color (white→black)	2010. 07. 20	Page 5 & 19



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	16
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	18
10. EXTERNAL DIMENSION	19
11. PACKING SPECIFICATION	20
12. APPENDIXES	21



1. SCOPE

This specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product.

2. WARRANTY

Allvision warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Allvision is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, Allvision is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode

Color : Yellow

Panel matrix : 128*64
 Driver IC : SSD1325

Excellent quick response time.

Extremely thin thickness for best mechanism design: 1.61mm

High contrast: 2000:1

Wide viewing angle: 160°

- 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, serial peripheral interface

Wide range of operating temperature : -40 to 70 °C

Anti-glare polarizer.



4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x 64 (H)	dot
2	Dot Size	0.255 (W) x 0.255 (H)	mm ²
3	Dot Pitch	0.285 (W) x 0.285 (H)	mm ²
4	Aperture Rate	80	%
5	Active Area	36.45 (W) x 18.21 (H)	mm ²
6	Panel Size	41.9 (W) x 28 (H)	mm ²
7*	Panel Thickness	1.42 ± 0.1	mm
8	Module Size	41.9 (W) x 65.1 (H) x 1.61 (D)	mm ³
9	Diagonal A/A size	1.6	inch
10	Module Weight	3.75 ± 10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.



5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	3.5	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	8	16	V	Ta = 25°C	IC maximum rating
Operating Temp.	- 40	70	°C		
Storage Temp	-4 0	85	°C		
Humidity	-	85	%		
Life Time	40,000	-	Hrs	100 cd/m ² , 50% checkerboard	Note (1)
Life Time	50,000	-	Hrs	80 cd/m², 50% checkerboard	Note (2)
Life Time	66,000	-	Hrs	60 cd/m ² , 50% checkerboard	Note (3)

Note:

- (A) Under Vcc = 14V, Ta = 25°C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 100 cd/m²:

- Contrast setting :0x68H

- Frame rate : 105Hz

- Duty setting: 1/64

(2) Setting of 80 cd/m $^{2}\,$:

- Contrast setting :0x4FH

- Frame rate : 105Hz

- Duty setting: 1/64

(3) Setting of 60 cd/m²:

- Contrast setting :0x3AH

Frame rate : 105HzDuty setting : 1/64



6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Analog power supply (for OLED panel)	Ta=-20 °C to +70°C	13.5	14	14.5	V
V_{DD}	Digital power supply	Ta=-20 °C to +70°C	2.4	2.7	3.5	V
I _{DD}	Operating current for V_{DD} $V_{DD} = 2.7V$, $V_{CC} = 12V$, IREF = 10uA No panel attached, All Display ON	Contrast=7F	ı	-	650	uA
Icc	Operating current for V_{CC} $V_{DD} = 2.7V$, $V_{CC} = 12V$, IREF = 10uA No panel attached, All Display ON	Contrast=7F	-	700	-	uA
V _{IH}	Hi logic input level		0.8* V _{DD}	-	V_{DD}	V
V_{IL}	Low logic input level		0	-	0.2* V _{DD}	V
V _{OH}	Hi logic output level		0.9* V _{DD}	-	V_{DD}	٧
V _{OL}	Low logic output level		0	-	0.1* V _{DD}	V
	Segment on output current	Contrast=7F	270	300	370	uA
	V _{DD} =2.7V, V _{CC} =12V, IREF=10uA, Display on,	Contrast=5F	-	225	-	uA
I _{SEG}	Segment pin under test is	Contrast=3F	-	150	-	uA
	connected with a 20K resistive load to V _{SS}	Contrast=1F	-	75	-	uA



6.2 ELECTRO-OPTICAL CHARATERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		18	20	mA	All pixels on (1)
Standby mode		1	2	mA	Standby mode
current		'		1117 \	10% pixels on (2)
Normal mode power		252	280	mWV	All pixels on (1)
consumption		252	200	1110 0	All pixels off (1)
Standby mode power		14	28	mW	Standby mode
consumption		14	20		10% pixels on (2)
Normal Luminance	60	80		cd/m ²	Display Average
Standby Luminance		10		cd/m ²	Display Average
CIEx (Yellow)	0.43	0.47	0.51		x, y (CIE 1931)
CIEy (Yellow)	0.45	0.49	0.53		x, y (CIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition:

Driving Voltage: 14VContrast setting: 0x4FH

Frame rate : 105HzDuty setting : 1/64

(2) Standby mode condition :Driving Voltage : 14V

- Contrast setting:0x04H


Frame rate : 105HzDuty setting : 1/64

_




7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A04 2010/07/20



7.3 PIN ASSIGNMENTS

Pin No.	Pin Name	TYPE	Description
1	VSS	I	This is a ground pin.
2	VSL	0	This pin is the output pin for the voltage output low level for SEG signals. This pin can be kept NC or connected with a capacitor to VSS for stability.
3	VCC		Positive OLED high voltage power supply
4	VCOMH	0	The COM voltage reference pin, this pin should be connected to ground through a capacitor.
5	VDD	I	Voltage power supply for logic
6	BS1	-	Interface select pin
7	BS2	-	Interface select pin
8	CS#	I	Chip select pin. The driver IC will be selected When CS pin is active low.
9	RES#	I	Hardware reset signal
10	10 D/C# I		Data/Command control pin. When it pulled high, the input at D0-D7 is treated as display data. When it pulled low, the input at D0-D7 is transferred to command register
11	R/W#	I	Write strobe signal and reads data at the low level
12	E(RD#)	I	Read strobe signal and reads data at the low level
13	D0	I/O	8-bit data bus
14	D1	I/O	8-bit data bus
15	D2	I/O	8-bit data bus
16	D3	I/O	8-bit data bus
17	D4	I/O	8-bit data bus
18	D5	I/O	8-bit data bus
19	D6	I/O	8-bit data bus
20	D7	I/O	8-bit data bus
21	IREF	I	The current reference input pin, this pin should be connected to ground through a resistor.
22	VCC	l	Positive OLED high voltage power supply
23	NC	I	No connection.
24	VSS	ı	This is a ground pin.



7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x80x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. (Refer to Table 3-7 for GDDRAM address map description)




Table 3– GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, and Display Start Line=00H (Data byte sequence: D0, D1, ..., D5118, D5119)

		SEG0	SEG1	SEG2	SEG3	Γ				SEG124	SEG125	SEG126	SEG127	SEG Outputs		
		0	00 01		01		01					3	Ε	3F		Column Address
COM0	00	D0[3:0]	D0[7:4]	D80[3:0]	D80[7:4]	Ī	7	ī	7	D4960[3:0]	D4960[7:4]	D5040[3:0]	D5040[7:4]	(HEX)		
COM1	01	D1[3:0]	D1[7:4]	D81[3:0]	D81[7:4]	Ш	1	L	1	D4961[3:0]	D4961[7:4]	D5041[3:0]	D5041[7:4]			
ı	_						Ī	1	7							
COM78	4E	D78[3:0]	D78[7:4]	D158[3:0]	D158[7:4]	N	Г	V	Τ	D5038[3:0]	D5038[7:4]	D5118[3:0]	D5118[7:4]			
COM79	4F	D79[3:0]	D79[7:4]	D159[3:0]	D159[7:4]	ľ		•	•	D5039[3:0]	D5039[7:4]	D5119[3:0]	D5119[7:4]			
COM Outputs	Row Address (HEX)													'		
(Display Startlin	e=0)															

Table 4–GDDRAM address map showing Vertical Address Increment A[2]=1, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, and Display Start Line=00H (Data byte sequence: D0, D1, ..., D5118, D5119)



		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs
		3)F	3	Ε		0	11	0	00	Column Address
COM0	00	D63[7:4]	D63[3:0]	D62[7:4]	D62[3:0]		D1[7:4]	D1[3:0]	D0[7:4]	D0[3:0]	(HEX)
COM1	01	D127[7:4]	D127[3:0]	D126[7:4]	D126[3:0]		D65[7:4]	D65[3:0]	D64[7:4]	D64[3:0]	
1	_				11	Ħ					
COM78	4E	D5055[7:4]	D5055[3:0]	D5054[7:4]	D5054[3:0]		D4993[7:4]	D4993[3:0]	D4992[7:4]	D4992[3:0]	
COM79	4F	D5119[7:4]	D5119[3:0]	D5118[7:4]	D5118[3:0]		D5057[7:4]	D5057[3:0]	D5056[7:4]	D5056[3:0]	
COM Outputs	Row Address (HEX)										
(Display Startline=0)											

Table 5–GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=1, Nibble Re-map A[1]=1, COM Re-map A[4]=0, and Display Start Line=00H (Data byte sequence: D0, D1, ..., D5118, D5119)

		SEG0	SEG1	SEG2	SEG3	SEG124	SEG125	SEG126	SEG127	SEG Outputs
		0	00	0	11	3	Ε	3	ž.	Column Address
COM15	0F	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]	D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]	(HEX)
COM14	0E	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]	D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]	
ı	1					llî				
COM17	11	D4992[3:0]	D4992[7:4]	D4993[3:0]	D4993[7:4]	D5054[3:0]	D5054[7:4]	D5055[3:0]	D5055[7:4]	
COM16	10	D5056[3:0]	D5056[7:4]	D5057[3:0]	D5057[7:4]	D5118[3:0]	D5118[7:4]	D5119(3:0)	D5119[7:4]	
COM Outputs	Row Address (HEX)									
(Display Startline=10	OH)									

Table 6–GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=1, and Display Start Line=16H (Data byte sequence: D0, D1, ..., D5118, D5119)

	- 1	SEG0	SEG1	SEG2	SEG3	SEG124	SEG125	SEG126	SEG127	SEG Outputs
		(00	0	И	3	Ε	3	F	Column Address
COM0	00									(HEX)
COM1	01			D0[3:0]	D0[7:4]	D61[3:0]	D61[7:4]			1
I	_					MÎ				
COM78	4E			D4774[3:0]	D4774[7:4]	D4835[3:0]	D4835[7:4]			l
COM79	4F									l
COM Outputs	Row Address (HEX)									
(Display Startline=0)										

Table 7–GDDRAM address map showing Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, ..., D4834, D4835), Column Start Address=01H, Column End Address=3EH, Row Start Address=01H and Row End Address=4EH




7.5 INTERFACE TIMING CHART


8080-Series MPU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 3.5 \text{V}, T_4 = 25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-		ns
tus	Address Setup Time	10	-		ns
tah	Address Hold Time	0	-		ns
t _{DSW}	Write Data Setup Time	40	-		ns
t_{DHW}	Write Data Hold Time	15	-		ns
t _{DHR}	Read Data Hold Time	20	-		ns
t _{ox}	Output Disable Time	-	-	70	ns
tacc	Access Time	-	-	140	ns
t _{PWLR}	Read Low Time	120	-	-	ns
teww	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t _{PWHW}	Write High Time	60	-	-	ns
t _R	Rise Time		-	15	ns
t _E	Fall Time		-	15	ns
t _{cs}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
tose	Chip select hold time	20			ns

8080-series parallel interface characteristics (Form 1)







- 13 - REV.: A04 2010/07/20



8080-series parallel interface characteristics (Form2)








Serial Interface Timing Characteristics

(Voc 1	V =	24	to 3	5V	т.	= 25°C)
A A DD -	V 88 -	2.7		. U V .		- 20 0)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t_{AS}	Address Setup Time	150	-	-	ns
t _{an}	Address Hold Time	150	-	-	ns
t _{CSS}	Chip Select Setup Time	120	-	-	ns
t _{CSH}	Chip Select Hold Time	60	-	-	ns
t _{DSW}	Write Data Setup Time	100	-	-	ns
t _{DHW}	Write Data Hold Time	100	-	-	ns
t _{CLKL}	Clock Low Time	100	-	-	ns
t _{CLKH}	Clock High Time	100	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns

Serial Interface Characteristics






8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON VDD.
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us(t1) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us(t2). Then Power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms(taf).



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Wait until panel discharges completely.
- 3. Power OFF Vcc. (1), (2)
- 4. Wait for toff Power OFF VDD. (where Minimum toff=80ms, Typical toff=100ms)




Note:

- (1) Since an ESD protection circuit is connected between VDD and Vcc, Vcc becomes lower than VDD whenever VDD is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be disabled when it is OFF.



8.2 APPLICATION CIRCUIT



Recommend components:

C1: 2.2uF/25V (0805)

C2: 1uF/16V (0603)

C3: 4.7uF/25V (TANTALUM or Solid Tantalum 4.7uF/ 25V/ A Case (Vishay

572D))

R1: 1M ohm/1% (0603)

Notes: This circuit is for 8080 interface.

8.3 COMMAND TABLE

Refer to SSD1325 IC Spec.



9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.




10. EXTERNAL DIMENSION





11. PACKING SPECIFICATION



- 20 - REV.: A04 2010/07/20



12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510





C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.