

Datasheet

EMC328x Wi-Fi/BLE IoT Module

Built-in ARM Cortex V8 dual-core wireless processor, large capacity Flash memory and SRAM. 2.4 Hz Wi-Fi Internet Access and BLE 5.0 SIG Mesh Networking

Version: 2.0 Date: 2019-08-08 Number: DS0145EN

Abstract

● Input Voltage: 2.7V~3.3V

 Processor : Dual Core CPU with ARM v8-M architecture.

- Performance Core KM4: Cortex-M33, Main frequency up to 200 MHz.
- Energy Efficiency Core KM0 : Cortex-M23 , Main frequency up to 200 MHz.
- Deep Sleep, Deep Standby and Sleep mode.
- SWD/JTAG Simulation Debug Interface.

Memory

- 512K bytes SRAM for KM4 core
- 64K bytes SRAM for KM0 core
- XIP flash memory from 2M to 8M bytes
- Selection of Large Capacity PSRAM Storage

• Wi-Fi

- IEEE 802.11 b/g/n 1T1R 2.4GHz Single frequency
- Processing Wi-Fi messages using independent Microcontrollers.
- Support low power TX/RX mode in short distance applications.
- Support narrow-band mode: 10MHz bandwidth.
- Support Antenna diversity.
- Support IEEE Power Save Model

BT 5.0 Low Energy

- Comply with Low Power Bluetooth 5.0 Standard.
- Support high power mode (10dbm).
- Wi-Fi and BLE time division multiplexing and share the same PA and antenna.
- Support Bluetooth Master-Slave Mode and BLE

mesh.

Safety

- ARM Trust Zone-M Technology.
- AES/SHA Hardware Accelerator, Random Number Generator
- Security Boot Safe Start
- Anti-reading mechanism: JTAG interface protection, flash encryption technology.

Peripherals

- 16 x GPIO (6 x Wakeup Pins, 3 x ADC channel)
- 1 x SPI、1 x I₂C、8 x PWM、5 x Timer
- 2 x UART, Supporting Hardware Flow Control.
- 1 x USI , can be set as UART、SPI or I₂C
- Infrared Transceiver
- DMIC Digital Microphone Interface
- SGPIO Single Line Communication
- 4x2/3x3 Matrix Keyboard
- USB Host/Device
- Operating Temperature: -20°C to +85°C
- Antenna : On-Board PCB Antenna , or IPEX Connector

Applications and Functions

- Support AliOS Operating System and MXOS Development Platform
- Provide access to major cloud platforms and Bluetooth Mesh networking protocol stack
- Bluetooth/Wi-Fi Gateway Device for Internet of Things Applications



• Interfaces and Dimensions

- Maintain pin compatibility with similar packaging modules
- EMC3280:18mm x 33mm, stamp hole or pin
 - ✓ Support external antenna or board antenna




EMC3285: 18mm x 19.2mm , Stamp hole
 ✓ Small size, supporting only external antenna



• Note: Mass production module includes shielding cover



Order Code



5=Industrial Temperature Range , -20°C~85°C

Optional model

Order Code	说明						
EMC3280-PJ5	18mm x 33mm Stamp holes or Pinhole interface , On-board PCB Antenna , 4M bytes						
EIVIC3260-PJ3	flash , -20°C~85°C						
EMC3280-EJ5	18mm x 33mm Stamp holes or Pinhole interface , External Antenna pedestal , 4M						
EIVIC3260-EJ3	bytes flash , -20°C~85°C						
EMC3285- EJ5	18mm x 19.2mm Stamp holes , External Antenna pedestal , 4M bytes flash , -20°C~85°C						

Parts

Order Code	Description				
MXKIT-Base	Development board motherboard, suitable for all EMC328x modules				
MXKIT-Core-C3280	MXKIT-Core-C3280 Suitable for EMC3285 development board core board, including EMC3280-PZJ5 module. Matching with MXKIT-Base.				
MXKIT-Core-C3285	Suitable for EMC3285 development board core board, including EMC3285-EZJ5 module. Matching with MXKIT-Base.				
FX-C3280	EMC3280 manufactures fixtures, including companion board: MXKIT-Base, MXKIT-Core-3280				
FX-C3285	EMC3285 manufactures fixtures with accompanying board: MXKIT-Base, MXKIT-Core-3285				

Version Update Record

Date	Version	Update Content			
2019-08-08	1.0	Initial Document			
2019-10-28	1.1	Update Wi-Fi Frequency parameter in abstract			
2019-10-31	2.0	Update some package and photo information			

Copyright Notice

Without permission, it is prohibited to use or copy all or any part of this manual, especially for trademarks, model naming, part numbers and drawings.



Catalog

Αb	Abstract1							
1.	Intr	oduction	1					
	1.1.	Peripheral List	2					
2.	Cha	racteristic	3					
	2.1.	System and storage	3					
	2.2.	Wireless Communication	4					
	2.3.	Safety	4					
	2.4.	Communication interface	4					
	2.5.	Timer						
	2.6.	Human-Computer Interaction Interface						
	2.7.	Analog processing						
3.	Pin	Definition						
	3.1.	Pin Arrangement						
		1. EMC3280						
		2. EMC3285						
	3.2.	Pin Definition						
		1. Definition of General Pin						
	3.2							
		3. Special Function Capture Pins						
4.	-	em memory space						
	4.1.	KM4 Embedded SRAMKM0 Embedded SRAM						
	4.2. 4.3.	KM4 Extension SRAM						
	4.4.	Retention SRAM						
	4.5.	SPI Flash Memory						
	4.6.	PSRAM						
	4.7.	System Storage Control Address Assignment						
5.		(RF Test Mode)						
٠.	5.1.	ATE Command						
		1. Start MP mode						
	5.1							
	5.1	3. Set Tx rate	15					
	5.1	4. Set operational channel	15					
	5.1	5. Set operational bandwidth	16					
	5.1	6. Set Tx power	16					
	5.1	.7. Set antenna for Tx	16					
	5.1	8. Set antenna for Rx	16					
	5.1							
		10. Start continuous Tx mode						
		.11. Query air Rx statistics						
		.12. Reset air Tx/Rx statistics						
_	5.2.	Example Command						
6.		h Programing						
	6.1.	Burning with the emulator debugger						
	6.2.	Burning with serial port download mode						
-	6.3.	Using BAT burning system						
7.		trical parameters						
	7.1.	Absolute maximum parameters						
	7.2.	Operating voltage and current						
	7.3.	Digital IO DC Characteristics	23					



7.4. Typical Application Power Consumption	24
7.5. Temperature	24
7.6. RF Parameters	24
7.6.1. EMC3280	25
7.6.2. EMC3285	25
8. Antenna Information	26
8.1. PCB Antenna Parameters and Use	26
8.1.1. EMW328x On-board PCB Antenna Parameter	26
8.1.2. PCB Antenna use points	26
8.2. External antenna parameters and use	27
9. Assembly size and PCB package	28
9.1. Final assembly size chart	28
9.2. Recommended package drawing	29
10. Production Guidelines	31
10.1. Precautions	32
10.2. Secondary Reflow Profile	32
10.3. Storage Condition	34
11. Package and Label	35
11.1. Package Information	35
11.2. Product Label	35
Appendix 1: Sales and Technical Support Information	36
Table Catalog	
Table 1 Pin Definition	q
Table 2 Low Power Pin Definition	
Table 3 Special function capture pin	
Table 4 Firmware special function capture pin	
Table 5 System Storage Space	
Table 6 Flash Storage space partition	
Table 7 Flash Programed Method	
Table 8 Absolute Maximum Parameter: Voltage	
Table 9 Operating parameters: voltage and current	
Table 10 Operating Parameters : Digital IO DC Characteristics (3.3V)	
Table 11 Operating Parameters: Digital IO DC Characteristics (1.8V)	
Table 12 Typical Application Power Consumption	
Table 13 Storage Temperature and Operating Temperature	
Table 14 RF Parameters	
Table 23 On-board PCB Antenna Parameter of EMC3280	
Table 25 Typical furnace temperature setting	
Table 26 MOQ and Package Information	
Figure Catalog	
Figure 1 EMC328x Hardware Block	1
Figure 2 EMC3280 Pin Arrangement	8
Figure 3 EMC3285 Pin Arrangement	8
Figure 4 ATE Mode Connection Diagram	15
Figure 5 JLink Connection Diagram	



Figure 6 Connection Diagram of Serial Port Download mode	20
Figure 7 Use MXKIT-Base to Enter Serial Port Download Mode	20
Figure 8 Image Tool Interface	21
Figure 9 BAT Burning System	22
Figure 10 PCB Antenna minimum clearance area (unit : mm)	
Figure 15 Copper tube antenna size	
Figure 16 External antenna connector size chart	27
Figure 17 EMW3280 three view (unit : mm, error: ±0.1)	
Figure 19 EMW3285 three view (unit : mm)	29
Figure 20 EMC3280 PCB Package size (unit : mm)	
Figure 21 EMC3285 PCB Package size (unit : mm)	30
Figure 27 Humidity Card	31
Figure 28 Typical secondary reflow profile	
Figure 29 Storage Condition Diagram	
Figure 30 EMC3285 Product Label	



1. Introduction

EMC328x series modules are mainly used in high performance modules of Wi-Fi/BLE gateway applications in the Internet of Things. It has a dual-core microcontroller with ultra-high integration, supports 2.4 GHz Wi-Fi and BLE 5.0 wireless communication technology, and contains large capacity Flash, RAM to meet the data transmission, storage and protocol of various Internet of Things gateway applications. The need for conversion.

The module's built-in dual-core processor consists of a high-performance core and a high energy efficiency core. The core of high performance is a 32-bit core with a main frequency up to 200 MHz. Based on the latest ARM v8-M architecture, it not only has low power consumption, but also can complete floating-point operation and DSP instruction processing, thus efficiently completing the processing of IOT gateway data. The energy efficient core frequency is 20MHz, which provides a simplified instruction system for ultra-low power applications, so that the system can keep standby for a long time.

2.4 GHz Wi-Fi provides a cost-effective solution for stable access to the Internet. BLE 5.0 technology can not only facilitate users to complete the rapid configuration of products, but also realize the intelligent networking of a large number of devices through Mesh technology.

Large-capacity Flash and RAM space allows developers to build large-capacity Mesh network to implement complex Internet of Things cloud service communication protocol, gateway protocol. Local processing of data at the edge of the Internet of Things brings higher real-time and intelligent application logic for Internet of Things applications. Rich peripheral interfaces can maximize system customization and expansion, and facilitate the construction of innovative application products.


Shanghai Qingke provides MXOS software platform to support module development, providing efficient development environment, perfect communication protocol stack, rich sample programs and typical applications. At the same time, EMC328x series modules are also the hardware platform certified by AliOS. The following diagram is the hardware block diagram of EMC328x module, which mainly includes:

ARM Dual Core Wireless Microcontroller

Plate-borne antenna or external antenna pedestal

Power supply and communication interface

Flash memory





1.1. Peripheral List

Item	Item Peripherals Comment		
	HS_UART1	Internal connection to Bluetooth	1
LIADT	HS_USI_UART		1
UART	LP_UART1	Low power mode wake up	1
	LP_UART0	Log UART , Low power mode wake up	1
SPI	HS_SPI1	Supports main mode, clock up to 25MHz	1
321	HS_USI_SPI	Support master / slave mode, clock up to 25MHz	1
DTC	RTC_OUT		1
RTC	EXT_32K		1
IR	IR		1
	Standard mode (up to 100Kbps)		1
I ₂ C	LP_I2C	Fast mode (up to 400Kbps)	
	HS_USI_I2C	Standard / fast / high speed mode (up to 3.33Mbps)	1
HS_PWM	HS_PWM0 ~ 17		8
LP_PWM	LP_PWM0 ~ 5	Support low power mode	4
DMIC	DMIC		1
SGPIO	SGPIO		1
Key-Scan	Key-Scan		4x2/3x3
Wake Pin	Wake Pin	Wake up from deep sleep mode	6
HS_TIM4_TRIG	HS_TIM4_TRIG	Timer capture pin	1
HS_TIM5_TRIG	TIM5_TRIG HS_TIM5_TRIG Timer capture pin		1
	USB	USB master-slave mode, the main mode supports	1
Analog Pin	U3D	mass storage class	
	ADC	0 ~ 3.3V	3



2. Characteristic

2.1. System and storage

Processor

- Dual Core Processor
- KM4: Adopt ARM's latest v8M architecture, compatible with Cortex-M4F instruction set
- KM4: Adopt ARM's latest v8M architecture, compatible with Cortex-M0 instruction set
- Two cores have equal access to SRAM, peripherals and registers
- Internal communication between two processors

KM4 Processor

- Compatible with Cortex-M4F instruction set, supporting FPU, DSP, MPU and TrustZone-M technology
- Operating frequency up to 200MHz (configurable)
- SWD serial debugging interface, support 8 hardware breakpoints and 4 observation points (SWO interface function is not supported)
- Built-in NVIC interrupt vector table
- System timer System tick timer.
- 32KB I-Cache and 4KB D-Cache.

K04 Processor

- Compatible with Cortex-M0 instruction set
- Operating frequency up to 20MHz
- Built-in NVIC interrupt vector table
- SWD serial debugging interface, supporting 4 hardware breakpoints and 2 observation points (SWO interface function is not supported)
- System timer System tick timer.
- 32KB I-Cache and 4KB D-Cache

KM4 CPU On-Chip memory

- Up to 512KB of continuous space main SRAM with a frequency of 200MHz
- (Specific models) can choose up to 4MB PSRAM, frequency up to 50MHz50MHz, 8bit DDR (specific models)

KM4 CPU On-Chip memory

- Up to 64KB continuous space main SRAM with a frequency of 64MHz
- Reserve 1KB SRAM for saving data in low power mode

GDMA

KM4 and KM0 both contain a GDMA controller.



- HS-GDMA0 Support 6 channels and support TrustZone-M technology
- LP -GDMA0 supports 6 channels

Flash

- SPI Flash controller with Cache
- Support ICP technology and program Flash directly

General-Purpose I/O (GPIO)

- 16 GPIOs with upper and lower pull-down resistors
- Configurable external interrupt triggered by rising edge, falling edge and double edge

2.2. Wireless Communication

Wi-Fi

- 802.11 b/g/n 1x1, 2.4GHz
- Support 20MHz/40MHz bandwidth, 802.11n rate reaches MCS7
- Low-power architecture, low-power transceiver for short-range applications, low-power beacon listening mode, low-power RX mode, low-power suspend mode (DLPS)
- Support external amplifier

BT BLE

- Support low-power Bluetooth
- Support both master and slave modes
- High power mode (10dBm, sharing PA with Wi-Fi)
- Built-in Wi-Fi/Bluetooth single antenna coexistence mechanism

2.3. Safety

- AES/DES/SHA hardware encryption algorithm engine
- Support TrustZone-M technology
- Secure boot secure boot
- SWD debug interface protection to prevent the debug interface from accessing protected and forbidden areas
- Support RSIP, automatic decryption of Flash data

2.4. Communication interface

USB

- Support USB 2.0, high speed / full speed / low speed mode
- Support DMA transfer, 1.5Kbyte input block buffer, 1.5Kbyte output block buffer



SPI

- Support Motorola SPI serial data transmission
- Support master-slave mode
- Provide 1 SPI interface
- SPI1 (Normal speed): Configurable in master mode with clocks up to 25MHz
- Support DMA transmission
- Configurable independent interrupt
- FIFO Depth: Receive and transmit FIFO queues with 64 words depth, 16 bits per word.
- Hardware/software slave device selection function: You can use special hardware to select the pin from the device chip or use software to control the GPIO mode as the chip select signal of the SPI slave device.

Programmable features:

- Clock frequency: Dynamically control the bit rate of data transmission when set to master mode
- The size of each transmitted data (4 to 16 bits)
- Clock polarity and phase
- When setting to receive serial data in master mode, you can set the delay time of sampling to achieve higher serial bit rate.

UART

- Supported UART formats: 1 start bit, 7/8 data bits, 0/1 parity bits and 1/2 stop bits
- Support hardware flow control
- Support for interrupt control
- Support IrDA
- Support loopback mode for testing
- Support TX, RX uses different clocks
- Tx channel can use the baud rate generator with fractional number to generate accurate clock
- Rx channel supports low power mode
- Monitor and eliminate baud rate error and drift on the Rx channel
- Support DMA transmission

IR (Infra Ray)

- Support carrier frequency range: 25KHz ~ 500KHz, duty cycle: 1/2 ~ 1/5
- Support infrared diode input, support infrared receiver module input
- 32*4 bytes Tx FIFO, 32*4 bytes Rx FIFO

One wire (SGPIO)

Single-wire communication interface for secure encryption chip



I2C

- Two-wire I2C serial interface consisting of data line (SDA) and clock line (SCL)
- Supports one I2C interface, supports two standard modes with a maximum rate of 100Kbps and a high-speed mode of 400Kbps, and supports clock stretching.
- Support I2C master or slave device
- Support 7-bit or 10-bit address addressing and support mixed transmission
- Receive and send buffers with 16 words depth
- Support DMA for data transmission and reception
- Support bus arbitration mechanism to realize communication capability of multi-master devices
- Wake-up from device address match for low power consumption
- Software configurable parameters: SDA hold time, slave address, etc.
- Programmable SDA and SCL signal digital filters for filtering noise on signal lines

2.5. Timer

• Basic Timer (HS_TIM0 ~ HS_TIM3 , LP_TIM0 ~ LP_TIM3)

- Clock source: 32KHz, accuracy: 32 bits, counting mode: counting up
- Support interrupt trigger, sleep mode wake-up

PWM Timer (HS_TIM5 , LP_TIM5)

- Channel: HS_TIM5 x 8 , LP_TIM5 x 4
- Clock source: XTAL, accuracy: 16 bits, counting mode: increment counting, frequency division: 8
- 1 x input capture pin
- LP TIM5 can work in low power mode

Real Time Clock (RTC)

- Independent BCD counter
- Day/hour/minute/second, 12 or 24 hour format clock
- Software programmable clock compensation
- An alarm that can be triggered by any combination of time domains and generate an interrupt
- Digital calibration circuit
- Register write protection

2.6. Human-Computer Interaction Interface

Matrix keyboard

- 6 IO ports, up to 4 x 2, 3 x 3 matrix keyboard scanning
- Number of configurable keyboard rows and columns
- Configurable scan clock, scan interval and release time



- Support interrupt trigger
- Provide 12-bit 16-depth FIFO for saving keyboard press and release events
- Support low power loss, button time can wake up the CPU from low power mode

2.7. Analog processing

ADC And Voltage Comparator

- Accurate 12-bit successive approximation register ADC converter
- Number of channels
- 3 external 3.3V channels
- 3 internal channels
- Configurable inputs: single-ended mode and differential mode
- Support DMA transmission
- Sampling trigger source: software, timer
- A low-power voltage comparator for measuring battery power
- Triggerable wake-up circuit




3. Pin Definition

3.1. Pin Arrangement


3.1.1. EMC3280

Figure 2 EMC3280 Pin Arrangement



3.1.2. EMC3285

Figure 3 EMC3285 Pin Arrangement





3.2. Pin Definition

3.2.1. Definition of General Pin

Table 1 Pin Definition

Pin N	umber	ction et)	te (2)	1 1 (TA)	1.2 RT S)	E	2	7	6- (N	10 A)	14	16	22 trig)	ınel
EMC3280	EMC3285	Name (function after reset)	Default State (2)	Function 1 (UART DATA)	Function 2 (LOG UART RTS/CTS)	Function 3 (SPI)	Function (IR)	Function 7 (12C)	Function 9 (HS PWM)	Function 10 (LP PWM)	Function 14 (USB)	Function 16 (SGPIO)	Function 22 (HS timer trig)	ADC Channel
21,25	35	PA7 ₍₁₎ (UART_LOG_TXD)	Internal UP		UART_LOG_TXD									
22,24	34	PA8 (UART_LOG_RXD)	Internal UP		UART_LOG_RXD									
14	9	PA12 ₍₁₎	High-Z	LP_UART_TXD		SPI1_MOSI			HS_PWM0	LP_PWM0				
15	8	PA13 ₍₁₎	EfusePullCtrl0	LP_UART_RXD		SPI1_MISO			HS_PWM1	LP_PWM1				
19	6	PA14 ₍₁₎	High-Z		LP_UART_RTS	SPI1_CLK								
23	7	PA15 ₍₁₎	EfusePullCtrl1		LP_UART_CTS	SPI1_CS								
10	11	PA25	EfusePullCtrl2	LP_UART_RXD		HS_USI_SPI_MOSI	IR_TX	LP_I2C_SCL	HS_PWM4	LP_PWM4	HSDM			
9	12	PA26	High-Z	LP_UART_TXD		HS_USI_SPI_MISO	IR_RX	LP_I2C_SDA	HS_PWM5	LP_PWM5	HSDP			
2,4	37	PA27 ₍₁₎ (SWDIO)	Internal UP		LP_UART_RTS									
13	10	PA28	EfusePullCtrl3		LP_UART_CTS	HS_USI_SPI_CS			HS_PWM6	LP_PWM0	RREF			
12	13	PA30 ₍₁₎	External UP			HS_USI_SPI_CLK			HS_PWM7	LP_PWM1	VBUS_OTG			
6	5	PB1	EfusePullCtrl4	LP_UART_TXD								SGPIO_OUT	HS_TIM4_TRIG	ADC4
5	4	PB2	High-Z	LP_UART_RXD								SGPIO	HS_TIM5_TRIG	ADC5
1,3	36	PB3 (SWCLK)	High-Z											ADC6
7	31	PB20	High-Z	HS_USI_UART_TXD				HS_USI_I2C_ SCL	HS_PWM12	LP_PWM0				
8	30	PB21	High-Z	HS_USI_UART_RXD				HS_USI_I2C_ SDA	HS_PWM13	LP_PWM1				
11	3	nRESET	High-Z	nRESET										
16	2	VDD	High-Z	VDD										
17	1,15	VSS	High-Z	VSS										
18,20	Other	NC	High-Z						_		_			



- (1). Special function capture pin, the module will detect the status of these pins when starting up and enter special functions, please refer to chapter 3.2.3
- (2). The default state of the pin. When the Reset button is pressed, all GPIO ports will remain in their previous state. When the Reset button is released, the GPIO state returns to the state described in "Default State" in Table 1, where EfusePullCtrlx indicates that the default state of the pin is the status bits in eFuse are determined.
- (3). The time from system power-up to GPIO power supply can be divided into three phases:
 - The supply voltage rises to 1.5V and the internal AON_LDO voltage rises to 0.5V. Determined by 3.3V/1.8V power-on time
 - The internal analog circuit of the chip needs 6ms to supply power to the Reset button, and then the digital circuit starts to work.
 - After 300us~1.5ms, the general GPIO is powered, the default level will take effect.
 - Phase 2 and Phase 3 require a total of 6.3ms ~ 7.5ms

3.2.2. Low Power Pin Definition

Low-power pins can wake the module from the Deep Sleep state and are located on the keyboard scan function pin.

Pin Nu	ımber	uo (80	29 row)	30 col)	_	Ā
EMC3280	EMC3285	Name (function after reset)	Function 28 (Ext32K)	Function 29 (key scan row	Function 30 (key scan col	Function 31 (wakeup)	PX_FUNC_DEFA ULT
14	9	PA12		KEY_ROW0		LGPIO0	GPIOC_LP0
15	8	PA13		KEY_ROW1		LGPIO1	GPIOC_LP1
19	6	PA14	RTC_OUT	KEY_ROW2		LGPIO2	GPIOC_LP2
23	7	PA15	RTC EXT_32K	KEY_ROW3	KEY_COL6	LGPIO3	GPIOC_LP3
10	11	PA25			KEY_COL1	LGPIO2	GPIOC_LP10
9	12	PA26			KEY_COL0	LGPIO3	GPIOC_LP11

Table 2 Low Power Pin Definition

3.2.3. Special Function Capture Pins

The status of these pins is detected during power-up of the module, allowing access to certain special modes and functions. These features are hardware determined and cannot be modified.

Pin Name	Trap Function	State Description						
PA7	UART DOWNLOAD	High (Default) Normal boot application						
PA7	OAKI_DOWNLOAD	Low	Boot ROM code and enter flash download mode					
PA12	ICFG0	Test mode, if not entering test mode, can be ignored						
PA13	ICFG1	Test mode, if not entering test mode, can be ignored						
PA14	ICFG2	Test mode, if not entering test mode, can be ignored						

Table 3 Special function capture pin



PA15	ICFG3	Test mode, if not entering test mode, can be ignored				
PA27	NODMAL MODE CEL	High (Default)	Normal boot application			
PA27	NORMAL_MODE_SEL	Low	Enter test mode, use PA12 ~ PA15			
PA30	CDC CEI	High (Default)	SWR mode (10K pull-up inside the module)			
PA3U	SPS_SEL	Low	LDO mode			

If the module firmware is developed using the MXOS development platform provided by MXCHIP, the application will also check the status of the following pins during the boot process to enter a special working mode. These features can be adjusted by modifying the code. The default features are described below. Before the final production, if these functions are useful, a verification test is required.

There are currently three working modes to choose from:

- Normal: The application runs normally.
- ATE: Runs the RF test mode, in which the RF transmit power, receive sensitivity, and RF parameters
 can be tested. Interact with the ATE command using UART_LOG (TX: PA7, RX: PA8).
- QC: Run the factory test mode, output QC information through LP_UART (TX: PB1, RX: PB2), and cooperate with the detection program running on the PC, which can be used to verify the firmware version in the module, login information of the cloud service and basic hardware. Features.

When detecting the pin state, the firmware first sets the mode of PB1 and PB23 to the input pull-up. Therefore, if the external does not interfere, the IO state is high, and the default working state is: Normal.

Table 4 Firmware special function capture pin

Firmware Working Mode	PA14 (BOOT)	PA15 (STATUS)
Normal	1	No Detection
ATE	0	1
QC	0	0



4. System memory space

The EMC328x module contains the following memory units: :

4.1. KM4 Embedded SRAM

The KM4 core contains up to 512K bytes of continuous on-chip SRAM memory. The embedded SRAM can pass byte (8 bits), halfword (16 bits) or single word (32 bits). It is divided into two blocks, which are accessible by the KM4 and KM0 cores.

- KM4 SRAM1 (up to 256KB)
- KM4 SRAM2 (up to 256KB)

Dividing the SRAM into two delivery device ports allows the user's application to achieve better performance. For example, SRAM can be accessed by both the CPU and the DMA controller without causing delays. Generally speaking, when the DMA is reading and writing data from the peripheral to the SRAM, the CPU also accesses the SRAM to read and write data of other peripherals. Therefore, the read and write of different peripheral data are placed in different SRAM blocks. Can reduce the delay. In addition, the SRAM is read and written alternately to access the same peripheral data sequence. For example, the CPU is notified when the DMA is reading and writing to the RAM buffer and is ready to operate on the next buffer. In this way, the CPU and DMA can simultaneously operate different buffers in different SRAM blocks, reducing the delay of access.

In the power supply area, the entire SRAM is also divided into 3 blocks:

- SRAM_PD1 (up to 256KB)
- SRAM_PD2 (up to 128KB)
- SRAM_PD3 (up to 128KB)

Each block can be individually set to open in the Power Management Unit (PMU), and this SRAM can be recovered as quickly as the system wakes up from sleep mode.

4.2. KM0 Embedded SRAM

The KM0 core contains up to 64K bytes of memory. The embedded SRAM can pass byte (8 bits), halfword (16 bits) or single word (32 bits). Can be accessed by the KM4 and KM0 cores.

4.3. KM4 Extension SRAM

f you don't use Bluetooth, the KM4 core can scale an extra 64KB of SRAM. The SRAM can also be accessed by KM4 and KM0 at speeds up to 50MHz*32 bits.

4.4. Retention SRAM

The chip also provides 1KB of SRAM for saving data in the deep sleep mode with the lowest power consumption. This SRAM can also be accessed by KM4 and KM0.



4.5. SPI Flash Memory

The CPU manages access to the flash memory from the I-Code and D-Code buses via the built-in SPI Flash Control Unit (SPIC). At the same time, operations such as erasing, programming, and read-write protection are implemented, and instruction prefetching and caching are used to accelerate the execution of stored code on the flash memory.

4.6. PSRAM

Optional 4M byte PSRAM with 50MHz DDR memory.

4.7. System Storage Control Address Assignment

The address allocation is shown in Table 5:

Table 5 System Storage Space

Base Address	Top Address	Size	Function	Description
0x0000_0000	0x0001_FFFF	128KB	KM0 ITCM ROM (actually 96KB)	
0x0002_0000	0x0002_7FFF	32KB	KM0 DTCM ROM (actually 16KB)	
0x0002_8000	0x0007_FFFF	352KB	RSVD	
0x0008_0000	0x0008_FFFF	64KB	KM0 SRAM	
0x0009_0000	0x000B_FFFF	192KB	RSVD	32MB: KM0 Memory Address
0x000C_0000	0x000C_3FFF	16KB	Retention SRAM (1KB) (the same	
0x0000_0000	0,0000_3111	TORD	port with KM0 SRAM)	
0x000C_4000	0x000F_FFFF	240KB	RSVD	
0x0010_0000	0x01FF_FFFF	31MB	RSVD	
0x0200_0000	0x07FF_FFFF	96MB	External PSRAM	224MB, Esternal Marcon, Address
0x0800_0000	0x0FFF_FFFF	128MB	External FLASH	224MB: External Memory Address
0x1000_0000	0x1007_FFFF	512KB	KM4 SRAM	
0x1008_0000	0x100D_FFFF	384KB	RSVD	
0x100E_0000	0x100E_FFFF	64KB	Extension SRAM0 from Bluetooth	
0x100F_0000	0x100F_FFFF	64KB	Extension SRAM1 from Wi-Fi	OF CAAR, WAAA AA aa aa aa aa aa ah aa aa
0x1010_0000	0x1013_FFFF	256KB	KM4 ITCM ROM	256MB: KM4 Memory Address
0x101C_0000	0x101D_7FFF	96KB	KM4 DTCM ROM	
0x101E_0000	0x101F_FFFF	256KB	RSVD	
0x1020_0000	0x1FFF_FFFF	254MB	RSVD	
0x2000_0000	0x3FFF_FFFF	512MB	RSVD	Reserved
0x4000_0000	0x47FF_FFFF	128MB	KM4 Peripherals	128MB: KM4 Peripherals Address
0x4800_0000	0x4FFF_FFFF	128MB	KM0 Peripherals	128MB: KM0 Peripherals Address
0x5000_0000	0x57FF_FFFF	128MB	KM4 Peripherals Secure	128MB: KM4 Peripherals Secure Address
0x5800_0000	0xFFFF_FFFF	2816MB	RSVD	Reserved

When developing firmware using the MXOS platform provided by MXCHIP, 4MB of Flash space is preallocated as follows:



Table 6 Flash Storage space partition


Name	Description	Start Address	Size
KM0 Boot	KM0 kernel bootloader	0x0800_0000	20 Kbytes
Backup	System data backup area	0x0800_2000	4 Kbytes
System Data	System data	0x0800_3000	4 Kbytes
KM4 Boot	KM4 kernel bootloader	0x0800_4000	8 Kbytes
APP1	Application partition 1, when the OTA is upgraded,	0x0800 6000	1504 Kbytes
APPI	switch boot with APP2.	0x0800_6000	1304 Kbytes
KV	Key/Value data storage area	0x0817_E000	16 Kbytes
BT FTL	Bluetooth binding information storage area	0x0818_2000	12 Kbytes
APP2	Application partition 2, when the OTA is upgraded,	0x0818 8000	1504 Kbytes
APPZ	the boot is switched with APP1.	0.0019_0000	1304 KDytes
USER	User use partition	0x0830_0000	1024 Kbytes



5. ATE (RF Test Mode)

According to the description of Table 4 firmware special function capture pin table 4, after the module is booted into ATE mode, the module can enter the specific transceiver mode through the debugging serial port (UART_LOG) and the module interaction, thus the RF and electrical performance. carry out testing.

Figure 4 ATE Mode Connection Diagram



If you use the MXKIT series evaluation board provided by MXCHIP, the BOOT signal on the DIP switch on the MXKIT-BASE board can be turned to the ON end.

PC serial terminal setting parameters: baud rate 115200, 8 data bits, 1 stop bit, no parity. The currently supported ATE commands are as follows:

5.1. ATE Command

5.1.1. Start MP mode

After executing this command, the Wi-Fi driver stops transmitting data and enters MP mode

iwpriv mp_start

5.1.2. Stop MP mode

After the command is executed, the Wi-Fi driver stops the transmission of messages opened by other commands. But the system needs to be restarted, and it can enter the normal Wi-Fi connection mode.

iwpriv mp_stop

5.1.3. Set Tx rate

Set the data transmission rate of Tx packets.

iwpriv mp_rate rate

rate: data transmission rate , 2 = 1M, 4 = 2M, 11 = 5.5M, ..., 108 = 54M, 128 = MCS0, 129 = MCS1, ..., 142 = MCS15

5.1.4. Set operational channel

Set the working frequency band for sending and receiving packets.

iwpriv mp_channel channel

channel: Frequency band for sending and receiving messages



5.1.5. Set operational bandwidth

Set the bandwidth for sending and receiving data packets, and set the guard interval (Guard Interval) for transmitting MCS packets. If no parameters are provided, the default setting is 20MHz bandwidth and is transmitted using a long guard interval (long GI).

iwpriv mp_bandwidth 40M=40m, shortGI=sgi

40m: Set bandwidth, 1=40M bandwidth mode, 0=20M bandwidth mode

sgi: Set the mode of GI, 1=Short GI, 0=long GI

5.1.6. Set Tx power

Set the transmit power of paths A and B. If no parameters are provided, use the parameters preset in Flash.

iwpriv mp txpower patha=x,pathb=y

x: The transmit power of path A.

y: The transmit power of path B.

5.1.7. Set antenna for Tx

Set the antenna to use when sending

iwpriv mp_ant_tx ant

ant: Set the antenna used for transmission, a=antenna A, b=antenna B, ab=antenna A and B.

5.1.8. Set antenna for Rx

Set the antenna to be used for reception

iwpriv mp_ant_rx ant

ant: Set the antenna to be used for reception, a=antenna A, b=antenna B, ab=antenna A和B。

5.1.9. Start air Rx mode

This command is used for wireless reception testing. Use the Start command to start the collection, use the stop command to stop the count, and display the statistics of the correct and error messages. Use the phy command to display the number of RF physical layer receive packets, CRC errors, and failed alarms.

iwpriv mp_arx start/stop/phy

start: Start collecting.

stop: Stop counting and display statistics.

phy: shows the number of RF physical layer receive packets, CRC errors and failure alarms

5.1.10. Start continuous Tx mode

This command is used for continuous packet testing. Use the time command to set the time for sending. Use the count command to set the number of packets to be sent. If neither time nor count is set, the continuous packet sending mode will be started. If the background mode is not set, the input of any



character can stop sending packets. If the cs mode is set, a carrier suppression signal is transmitted. Use the stone command to send a single tone signal for testing the frequency. If stone is set, the transmitted signal will not be an identifiable message. By default, the hardware sends a short duty cycle signal, and if pkt is set, the software sends the packet.

```
iwpriv mp_ctx count=n,background,stop,pkt,cs,stone
```

t: set the delivery time

n: set the number of packages

background: set the background delivery mode

stop: Stop background sending

pkt: send tx message

cs: send carrier suppression signal

stone: Send Single Tone signal

5.1.11. Query air Rx statistics

Used for wireless message counting. When transmitting a packet, use this command to get the number of packets that have been transmitted. When the reception is yes, the command can be used to obtain the statistics of the correct and CRC error messages.

```
iwpriv mp_query
```

5.1.12. Reset air Tx/Rx statistics

This command can recharge the count of messages. When sending, this command can reset the number of packets sent. When receiving, the number of correct and CRC errors can be reset/

```
iwpriv mp_reset_stats
```

5.2. Example Command

Continuously send test.

```
iwpriv mp_start
                                           //enter MP mode
iwpriv mp_channel 1
                                           //set channel to 1 . 2, 3, 4~11 etc.
iwpriv mp_bandwidth 40M=0,shortGI=0
                                           //set 20M mode and long GI
iwpriv mp_ant_tx a
                                           //select antenna A for operation
iwpriv mp_txpower patha=44,pathb=44
                                           //set path A and path B Tx power level
iwpriv mp_rate 108
                                           //set OFDM data rate to 54Mbps,e x: CCK 1M = 2, CCK 5.5M =
11, KK, OFDM54M = 108 N Mode: MCS0 = 128, MCS1 = 129....etc.
iwpriv mp_ctx background
                                           //start continuous Tx
iwpriv mp_ctx stop
                                           //stop continuous Tx
                                           //exit MP mode
iwpriv mp_stop
```

Continuous message transmission test.



<pre>iwpriv mp_ctx background,pkt</pre>	//start packet continuous Tx	
<pre>iwpriv mp_ctx stop</pre>	//stop continuous Tx	

Carrier suppression test

```
//enter MP mode
iwpriv mp_start
iwpriv mp_channel 1
                                           //set channel to 1 . 2, 3, 4~11 etc.
iwpriv mp bandwidth 40M=0, shortGI=0
                                           //set 20M mode and long GI
                                           //select antenna A for operation
iwpriv mp_ant_tx a
iwpriv mp_txpower patha=44,pathb=44
                                           //set path A and path B Tx power level
iwpriv mp_rate 108
                                           //set OFDM data rate to 54Mbps,ex: CCK 1M = 2, CCK 5.5M =
11, KK, OFDM54M = 108 N Mode: MCS0 = 128, MCS1 = 129....etc.
iwpriv mp_ctx background,cs
                                           //start sending carrier suppression signal
iwpriv mp_ctx stop
                                           //stop continuous Tx
iwpriv mp_stop
```

Single Tone signal transmission test.

```
iwpriv mp_start
                                           //enter MP mode
iwpriv mp_channel 1
                                           //set channel to 1 . 2, 3, 4~11 etc.
iwpriv mp_bandwidth 40M=0,shortGI=0
                                           //set 20M mode and long GI
iwpriv mp_ant_tx a
                                           //select antenna A for operation
iwpriv mp_txpower patha=44,pathb=44
                                           //set path A and path B Tx power level
iwpriv mp_rate 108
                                           //set OFDM data rate to 54Mbps,ex: CCK 1M = 2, CCK 5.5M =
11, KK, OFDM54M = 108 N Mode: MCS0 = 128, MCS1 = 129....etc.
iwpriv mp_ctx background,stone
                                           //start sending single tone signal
iwpriv mp_ctx stop
                                           //stop sending single tone signal
iwpriv mp_stop
                                           //exit MP mode
```

Receiving test.

```
iwpriv mp_start
                                            //enter MP mode
iwpriv mp_bandwidth 40M=1,shortGI=0
                                            //set 40M mode and long GI
iwpriv mp_channel 6
                                            //set channel to 6
iwpriv mp_ant_rx ab
                                            //select all 2 antennas for operation
iwpriv mp_arx start
                                            //start air Rx
iwpriv mp_query
                                            //get the statistics
iwpriv mp_arx stop
                                            //stop air Rx and show the statistics
                                            //exit MP mode
iwpriv mp_stop
```



6. Flash Programing

The module's Flash can be programmed in a variety of ways to burn firmware for specific functions. The application scenarios and restrictions of various burning methods are as follows:

Enter Communication programming Methods **Interface** Ready for Work mode **Pins** PA7 Simulation debugger **SWD** Development environment and JTAG PA28, PB3 Serial download mode UARTO/UART1 PA7, PA8 0 Image Tool Burning software **BAT Burning system SWD** PA28, PB3 **BAT Burning system**

Table 7 Flash Programed Method

注: PA7 Power-on default high

The application scenarios of each burning method are as follows:


- Simulation debugger: burns in the development and debugging phase of the module.
- Serial port download mode: Batch programming of modules on the production line.
- BAT burning system: The module is secondarily burned on the production line of the module or product, and can be used for the unique ID of the burning device.

In summary, it is recommended to introduce PA7, PA8, PA28, and PB3 as the burning test points on the user's motherboard to facilitate development and production.

6.1. Burning with the emulator debugger

When developing module firmware using the MXOS system, the generated firmware can be directly burned into the module by the compile command in the development environment MiCoder. Please refer to the relevant documentation for the MiCoder development environment. The hardware emulator usually chooses JLink, and the connection method is shown in Figure 5:

Figure 5 JLink Connection Diagram



You can download the currently compiled firmware by adding the download parameter to the compile command. Due to the need to install the development environment, it is not suitable for module batch factory burning.

For example, compile the Helloworld application and execute the command:

mxos make helloworld@emc328x download

Command run result: :




If the pre-burned bootloader in the module is destroyed, simply add the total parameter to the command to re-burn the bootloader.

mxos make helloworld@emc328x total download

6.2. Burning with serial port download mode


Connect the hardware as shown in Figure 6. After grounding PA7, power on or reset the module. Then release PA7 to enter the serial download mode.

Figure 6 Connection Diagram of Serial Port Download mode



If the MXKIT series evaluation board provided by MXCHIP is used, the BOOT0 signal on the Arduino interface on the MXKIT-Base board is grounded. After reset, ground is removed.

Figure 7 Use MXKIT-Base to Enter Serial Port Download Mode



- 1. Open the burning software "image tool" (v2.2.12) and in Chip Select please select AmebaD (8721D).
- 2. In the Flash Download section, select the binary file you want to download and download it to the corresponding address.



- If you use the compilation tool provided by MXCHIP, xxxx@emc328x.all.bin is usually generated, and the corresponding download address is 0x08000000.
- If you use other compilation tools, you should query the relevant settings of the compilation system. The commonly generated km0_boot_all.bin is downloaded to 0x08000000, km4_boot_all.bin is downloaded to 0x08004000, and km0_km4_image2.bin is downloaded to 0x08006000.




Figure 8 Image Tool Interface

Click the Download button to complete the download.

6.3. Using BAT burning system

BAT is a production tool for factory batch burning by MXCHIP. It can not only implement firmware burning, but also burn unique ID for each module, such as cloud service verification code, security key, certificate, token and so on.

The BAT system uses a server client architecture. Firmware and ID can be imported in batches on the server to create production tasks and manage the production system in a unified manner. The client synchronizes production tasks from the server, and one client can burn four modules at the same time. The client can also interface with automation systems such as loading machines and robot arms to achieve fully automated production.

For the usage of the BAT system, please refer to the usage documentation related to the BAT system. The EMC328x module interacts with the BAT system via the SWD interface. The following is a block diagram of the application of the BAT system:





7. Electrical parameters

7.1. Absolute maximum parameters

Operation of the module outside of its absolute maximum ratings may result in permanent damage. At the same time, long-term exposure to the maximum rated conditions will affect the reliability of the module.

Table 8 Absolute Maximum Parameter: Voltage

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	Voltage	-0.3	3.6	٧
Vin	Input voltage on any other pin	Vss-0.3	V _{DD} +0.3	V

7.2. Operating voltage and current

Table 9 Operating parameters: voltage and current

Cumbal	Note	Conditions		Specifi	cation	
Symbol	Note	Conditions		Typical	Max.	Unit
V _{DD}	Voltage		1.62	1.8, 3.3	3.6	٧
Ivdd	Current	Run mode(1)			450	mA
Ivdd	RF Idle	Run mode(1), Wi-Fi off, BT off	9.58	9.59	13.43	mA
Ivdd	Wi-Fi RX Current	Run mode(1), Wi-Fi on, BT off			TBD	mA
Ivdd	Wi-Fi TX Current	Run mode(1), Wi-Fi on, BT off, 802.11b 11M@18dBm, continuous send			TBD	mA
Ivdd	Wi-Fi TX Current	Run mode(1), Wi-Fi on, BT off, 802.11g 54M@15dBm, continuous send			TBD	mA
Ivdd	Wi-Fi TX Current	Run mode(1), Wi-Fi on, BT off, 802.11n MCS7@13dBm, continuous send			TBD	mA
Ivdd	BT RX Current	Run mode(1), Wi-Fi off, BT on			TBD	mA
Ivdd	BT TX Current	Run mode(1), Wi-Fi off, BT on, BLE continuous send @10dBm			TBD	mA
Ivdd	BT TX Current	Run mode(1), Wi-Fi off, BT on, BLE continuous send @4dBm			TBD	mA
Ivdd	Standby	V _{DD} =3.3V				uA

Run mode: VDD=3.3V, KM0@20MHz, KM4@200MHz, UART_LOG enable

7.3. Digital IO DC Characteristics

The electrical characteristics of the module digital IO port are divided into two cases: 1.8V power supply and 3.3V power supply, which are described in Table 10 and Table 11, respectively.

Table 10 Operating Parameters: Digital IO DC Characteristics (3.3V)

Cymahal	Note	Canditiana		Specificat	ion	
Symbol	Note	Conditions	Min.	Typical	Max.	Unit
VIH	Input-High Voltage	LVTTL	2.0	-	-	٧



Symbol	Note	Conditions	Specification				
Symbol	Note	Conditions	Min.	Typical	Max.	Unit	
VIL	Input-Low Voltage	LVTTL	-	-	0.8	V	
Vон	Output-High Voltage	LVTTL	9.58	9.59	13.43	V	
Vol	Output-Low Voltage	LVTTL			0.4	V	
IıL	Input-Leakage Current	V _{IN} = 3.3V/0V	-10	±1	10	μА	

Table 11 Operating Parameters: Digital IO DC Characteristics (1.8V)

Symbol	Note	Conditions		ion		
Symbol	Note	Conditions	Min.	Typical	Max.	Unit
VIH	Input-High Voltage	CMOS	0.65 x V _{DD}	ı	-	V
VIL	Input-Low Voltage	CMOS	-	-	0.35 x V _{DD}	V
Vон	Output-High Voltage	CMOS	V _{DD} -0.45	-	-	٧
Vol	Output-Low Voltage	CMOS			0.45	V
IIL	Input-Leakage Current	V _{IN} = 1.8V/0V	-10	±1	10	μА

7.4. Typical Application Power Consumption

The module current test environment is based on VDD=3.3V, the CPU is clocked at 52MHz, and UART1 is turned on.

Table 12 Typical Application Power Consumption

Complete	Note	Canditions	Specification			
Symbol	Note	Conditions	Min.	Average	Max.	Unit
Ivdd	KM0, KM4	KM0&KM4 run	TBD	TBD	TBD	mA
Ivdd	Only MCU	Kernel sleep, disable Wi-Fi	TBD	TBD	TBD	mA
Ivdd	MCU&RF	Station mode, no data transmitting	TBD	TBD	TBD	mA
Ivdd	MCU&RF	Station mode, enter power save mode	TBD	TBD	TBD	mA
Ivdd	MCU&RF	Station mode, send UDP packet per 100ms	TBD	TBD	TBD	mA
Ivdd	MCU&RF	Soft AP mode, beacon interval = 100ms	TBD	TBD	TBD	mA
Ivdd	MCU&RF	Monitor mode	TBD 4	TBD	TBD	mA

7.5. Temperature

Table 13 Storage Temperature and Operating Temperature

Symbol	Ratings	Мах	Unit
Тѕтс	Storage temperature	-55 to +125	°C
TA	Working temperature	-20 to +85	°C

7.6. RF Parameters

Table 14 RF Parameters



Operating Frequency	2.412~2.484GHz		
Channel BW	20MHz , 40MHz		
Antenna Interface	1T1R, single-stream		
Wi-Fi Standard	IEEE 802.11b/g/n		
	11b: DBPSK, DQPSK, CCK for DSSS		
Modulation Type	11g: BPSK, QPSK, 16QAM, 64QAM for OFDM		
	11n: MCS0~7, OFDM		
	11b: 1, 2, 5.5 and 11Mbps		
Data Rates	11g: 6, 9, 12, 18, 24, 36, 48 and 54 Mbps		
	11n: MCS0~7, up to 150Mbps		
Automotive	One U.F.L connector for external antenna		
Antenna type	PCB printed ANT (Reserve)		

Note: The following Tx test data is typically recorded in a normal temperature environment with Tx lasting about 20 seconds.

7.6.1. EMC3280

TBD

7.6.2. EMC3285

TBD



8. Antenna Information

The EMC328x has two specifications, PCB antenna and external antenna. Please refer to the order code for ordering. The IPX antenna connector is not soldered to the module using the PCB antenna. Better RF performance can be achieved by connecting an external antenna through an IPX connector.

8.1. PCB Antenna Parameters and Use

8.1.1. EMW328x On-board PCB Antenna Parameter

Min. Unit **Item Typical** Max. Frequency 2400 2500 MHz Impedance 50 Ω **VSWR** 2 Gain TBD **TBD** Efficiency

Table 15 On-board PCB Antenna Parameter of EMC3280

8.1.2. PCB Antenna use points

When using the PCB antenna on the module, you need to ensure that the distance between the motherboard PCB and other metal devices, connectors, PCB vias, traces, and copper is at least 16mm. The shaded areas in the figure below need to be kept away from metal components, sensors, sources of interference, and other materials that may cause signal interference.





Figure 10 PCB Antenna minimum clearance area (unit : mm) $\,$



8.2. External antenna parameters and use

Users can select 2.4G antennas with different external dimensions and gains of no more than 2dBi depending on the application environment. The following is a copper tube antenna for an IPEX connector commonly used by MXCHIP:

Figure 11 Copper tube antenna size



Frequency Range: 2400-2500 Hz

Input impedance: 50 OHM Standing wave ratio: < 2.0

Gain: 2.0DBI


Polarization: vertical

Directionality: Omnidirectional

Copper tube: 4.4*23mm Wire: 1.13 gray line L-82mm

External antenna IPEX seat size:

Figure 12 External antenna connector size chart





9. Assembly size and PCB package

9.1. Final assembly size chart

Figure 13 EMW3280 three view (unit: mm, error: ±0.1)

18

1,43

1,43

2


4

7

7

1,8

1,8








Figure 14 EMW3285 three view (unit : mm)

9.2. Recommended package drawing




Figure 15 EMC3280 PCB Package size (unit : mm)






Figure 16 EMC3285 PCB Package size (unit : mm)



10. Production Guidelines

Qingke stamp port packaging module must be SMT machine patches, module humidity sensitivity grade MSL3, after unpacking more than a fixed time patches to bake module.

- SMT patches require instruments
 - Reflow bonding machine
 - AOI detector
 - 6-8mm suction nozzle
- Baking requires equipment:
 - Cabinet oven
 - Anti-static, high temperature tray
 - Antistatic and heat resistant gloves

The storage conditions of Qingke module are as follows:

- Moisture-proof bags must be stored in an environment with temperature < 30 degree C and humidity
 85% RH.
- A humidity indicator card is installed in the sealed package.



Figure 17 Humidity Card

After the module is split, if the humidity card shows pink, it needs to be baked.

The baking parameters are as follows:

- The baking temperature is 120 5 and the baking time is 4 hours.
- The alarm temperature is set to 130 C.
- SMT patches can be made after cooling < 36 C under natural conditions.
- Drying times: 1 time.
- If there is no welding after baking for more than 12 hours, please bake again.

If the disassembly time exceeds 3 months, SMT process is forbidden to weld this batch of modules,



because PCB gold deposition process, over 3 months, pad oxidation is serious, SMT patch is likely to lead to virtual welding, leak welding, resulting in various problems, our company does not assume the corresponding responsibility;

Before SMT patch, ESD (Electrostatic Discharge, Electrostatic Release) protection should be applied to the module.

SMT patches should be made according to the reflow curve. The peak temperature is 250 C. The reflow temperature curve is shown in Chapter 10, Fig. 10.

In order to ensure the qualified rate of reflow soldering, 10% of the first patches should be taken for visual inspection and AOI testing to ensure the rationality of furnace temperature control, device adsorption mode and placement mode, and 5-10 patches per hour are recommended for visual inspection and AOI testing in subsequent batch production.

10.1. Precautions

- Operators at all stations in the entire production process must wear electrostatic gloves;
- Do not exceed the baking time when baking;
- It is strictly forbidden to add explosive, flammable or corrosive substances during baking;
- When baking, the module applies a high temperature tray to the oven to keep the air circulation between each module while avoiding direct contact between the module and the inner wall of the oven;
- When baking, please close the oven door to ensure that the oven is closed to prevent temperature leakage and affect the baking effect;
- Try not to open the door when the oven is running. If it must be opened, try to shorten the time for opening the door;
- After baking, the module should be naturally cooled to <36 °C before wearing the static gloves to avoid burns;
- When operating, strictly guard against water or dirt on the bottom of the module;
- The temperature and humidity control level of Qingke factory module is Level3, and the storage and baking conditions are based on IPC/JEDEC J-STD-020.

10.2. Secondary Reflow Profile


Solder paste type is recommended: SAC305, lead free. The number of reflows does not exceed 2 times. The peak temperature does not exceed 245 °C. The following is a typical furnace temperature profile setting.

Table 16 Typical furnace temperature setting

						•			
Welding Z1 furnace setting	Z2	Z3	Z4	Z5	Z6	Z 7	Z8	Z9	Z10



Upper temperature zone setting	135	150	170	175	180	215	250	260	247	200
Lower temperature zone setting	135	150	170	175	180	215	250	260	247	200



- Preheating temperature rise from 30 ° C to 150 ° C: 0-3 ° C / s, typical value: 1.2 ° C / s
- 150 ° C ~ 190 ° C immersion temperature: 60-100 seconds, typical value: 72 seconds
- Peak temperature: 245 ° C, typical value: 242 ° C
- Time above 220°C: 50 seconds to 90 seconds, typical value: 70 seconds
- 217 ° C cooling rate: -3 ~ 0 ° C / s, typical value: -2.0 ° C / s



10.3. Storage Condition

Figure 19 Storage Condition Diagram





11. Package and Label

11.1. Package Information

Table 17 MOQ and Package Information

Part No	MOQ(pcs)	Shipping and packaging method	Number of modules per tray (pcs)	Number of trays per small box (pieces))
EMC3280-PZJ5 EMC3280-EZJ5	1050 (2 small boxes)	Tray	35	15
EMC3285-EZJ5				

11.2. Product Label

Figure 20 EMC3285 Product Label



- 1. Trademark of Shanghai Qingke Information Technology Co., Ltd.
- 2. CMIIT ID, SRRC No.
- 3. Module model
- 4. Module sub model
- 5. Wi Fi MAC. Adding 1 to the MAC address of Wi Fi is Bluetooth MAC.
- 6. Firmware version information
- 7. QR Code: the content is the MAC address of Wi Fi
- 8. Production information



Appendix 1: Sales and Technical Support Information

If you need to consult or purchase this product, please call Shanghai Qingke Information Technology Co., Ltd. during office hours.

Office hours: Monday to Friday morning: 9:00 to 12:00, afternoon: 13:00 to 18:00

Contact Tel: +86-21-52655026

Address: 9th Floor, No. 5, Lane 2145, Jinshajiang Road, Putuo District, Shanghai

Zip code: 200333

Email: sales@mxchip.com